The most important technology driver in the electronics industry is miniaturization mainly driven by size reduction on wafer level and cost. One of the interconnection technologies for fine pitch applications with the potential for highest integration and cost savings is Flip Chip technology. The commonly used method of generating fine pitch solder bumps is by electroplating the solder. This process is difficult to control or even impossible if it comes to ternary or quaternary alloys. The work described in this study addresses the limitations of existing bumping technologies by enabling low-cost, fine pitch bumping and the use of a very large variety of solder alloys. This flexibility in the selection of the solder materials and UBM stacks is a large advantage if it is essential to improve temperature cycling resistance, drop test resistance, or to increase electromigration lifetime. The technology allows rapid changeover between different low melting solder alloys. Tighter bump pitches and a better bump quality (no flux entrapment) are achievable than with screen printing of solder paste. Because no solder material is wasted, the material costs for precious metal alloys like Au80Sn20 are much lower than with other bumping processes. Solder bumps with a diameter between to date 30 µm and 500 µm as well as small and large batches can be manufactured with one cost efficient process.
Introduction
The miniaturization of electronic packages is driven by a large variety of applications with high requirements on the level of integration and the form factor. This will be conducive to higher I/Ocounts and a reduction of the pitch, which has an effect on the production systems as well. Due to size reduction and cost saving potential, Flip Chip technology has gained importance in the field of highly miniaturized electronic devices.
The aim of the experimental study presented in this paper was the bumping of Flip Chips with 100µm pitch and solder spheres down to 30µm in diameter and the assembly of the dies using standard production equipment. This makes the process chain from wafer bumping to Flip Chip assembly and underfill very cost efficient and flexible even for small quantities.
Specific bumping processes have been established in recent years. Common methods for applying solder onto the semiconductor wafer are for example stencil printing [2] , electroplating [3] [4], and C4NP [5] . The most important requirements for bumping are a high yielded, fast and cost efficient process as well as, in many cases, low tooling costs.
Stencil printing is a very productive process. However, this process is limited in regard to pitch and bump sizes considered in this paper and is therefore not suited.
Commonly used for high bump counts per wafer and ultra fine pitches is the electroplating process. Due to the complex processes and mask manufacturing, the electroplating bumping technology is very expensive, especially for small wafer quantities.
The most critical cost factor of the C4NP process is the use of molds, since these impact directly the per wafer bumping costs. Therefore is the C4NP process too expensive for small wafer quantities as well. 
Wafer Level Solder Sphere Transfer (WLSST)
WLSST technology uses a patterned vacuum tooling fixture to simultaneously pick up preformed spheres and transfer them all over to the wafer at once. Figure 1 outlines the basic steps in the transfer process. First, a tooling plate (vacuum stencil) is lowered into the sphere reservoir. Vacuum is applied to the tooling plate to selectively pick up the spheres. This fixture is then inspected for missing or extra spheres. The tooling is then aligned to the wafer and lowered to bring the solder spheres into contact with the wafer pads. Finally, the vacuum is turned off; the tooling plate is raised, and the solder spheres are reflowed.
The tooling plate is patterned with openings that correspond directly with the UBM so the location of the I/O pads on the wafer. This tooling is created using similar methods to that of making a nickel-plated surface-mount stencil. Because this tooling plate can be made with such accuracy and because the WLSST equipment has a placement accuracy of better than ±10µm, the process can be used for both WLCSP and Flip Chip applications. When choosing one of the various bumping technologies (process flow and equipment) for creating solder bumps for either Flip Chip or for WLCSP applications, there are several operations in addition to the solder deposition process that should be considered. These include under-bumpmetallurgy (UBM), fluxing, reflow, rework, cleaning, and inspection. For most of the traditional bumping technologies, these are discrete operations and therefore require distinct and separate tools for each process step. The Wafer Level Solder Sphere Transfer tool combines several of these operations into a single tool and that can lead to higher throughput, higher yields, and lower costs.
Within the study, solder balls with a diameter of 40µm were successfully processed using the WLSST technology, by placing them on pads with an electroless UBM [13] , in a pitch of 100µm. Experiments in regard to place solder balls with a diameter smaller than 40µm have shown that the WLSST process is not suitable so far. The major reason for this is that for e.g. 30µm solder balls a stencil with homogeneous openings of about 15µm in diameter is needed. Various methods of manufacturing a stencil with such small openings were investigated, but as of today no stencil manufacturer was able to deliver a stencil which fulfills the needed specifications. In conclusion, the bottleneck in continuing experiments is the lack of the availability of a suitable stencil with the needed quality.
Therefore, the Solder Sphere Jetting (SB 2 ) Process has been used for solder ball diameters smaller than 40µm, for this study explicitly 30µm.
Solder Sphere Jetting (SB
2 ) The solder sphere jetting technique uses a laser based process which drops a single solder sphere onto the bond pad and a laser beam reflows the solder just as it reaches the pad. This process has no mechanical contact with the wafer and is fluxless, thus eliminating any chemical interactions with the device [21] [22] or need for protective resists. Solder bumps are deposited at a rate of 6-8 spheres per second. All major solder alloys including gold-tin can be deposited by adjusting the parameters of the machine. Within this study Sn96.5Ag3Cu0.5 solder balls with a diameter of 30µm have been used and the capability of the solder jetting process has been proven successfully.
Other alloys like e.g. Pb95Sn5, Au80Sn20 and various low temperature alloys of SnBi and InSn were investigated as well. However, such tiny balls made out of those non-standard alloys are difficult to get. Most of the solder ball manufacturers are not very keen in doing this for low quantities. Therefore evaluations on those special solder alloys were done for ball sizes > 60µm so far. 
Investigation of Underfill
Due to the heterogeneous material mix of the silicon die, the solder, and the substrate material, a large CTE mismatch is inevitable. In order to absorb the thermal stress induced into the solder joints, underfill is used. The underfill technology can be divided into capillary flow and no flow processes. With the used capillary flow process, epoxy is applied after reflow soldering. The underfill flows underneath the die using the capillary effect. Flow rate and homogeneity of the underfill process are highly dependent on the gap size, the filler particle size, and the existence of residues of flux from the reflow process. Underfill flow prediction models with consideration of the effects of substrate surface, temperature-dependent underfill viscosity on flow time, flow front shape and void formation during the underfill process can be found elsewhere [17] - [19] . In total, about 30 underfills were investigated during the study regarding flow properties, voiding, and influence on the long term reliability of the solder joints. The aim was to select and qualify an underfill suitable to fill gaps smaller than 20 µm (resulting from solder spheres with a diameter of 30 µm) as well as to reduce shear strain on the solder joints.
First studies on the flow behavior in dependence of gap height and temperatures have been conducted. Further on, assembly experiments to analyze the influence of the underfills on the long term reliability have been carried out.
As a result, one underfill could be qualified for both filling of small gaps and excellent long term reliability.
Flip Chip Assembly
Besides the necessity of manufacturing very fine pitched bumps in order to cope with steady miniaturization, the production processes for assembling the Flip Chips onto the substrates were improved as well. Assembly machines used in high throughput production lines have to meet the needed placement accuracy as well and the vision systems have to detect the highly miniaturized bumps with high reliability. An automatic Flip Chip Bonder with a placement accuracy of ± 10 µm @ 3s was used for the assembly. For the assembly experiments different substrates were employed, FR4/BT [1] and thin film ceramic [26] . Figure 5a and b show the test vehicle, a 10mm x 10mm Flip Chip with an electroless UBM, and 100µm pitch on a thin film ceramic. The yield of assembled Chips on BT is listed in the following table in figure 6 . The yield crash using chips with 40 micron solder spheres on PCBs occurred most likely due to tolerance of the solder mask geometry, especially tolerance of the solder mask registration. Figure 7 shows a cross section of an assembled die with 50µm solder balls (SAC305), figure 8a and 8b show a cross section of the assembled die with 40µm solder balls (SAC305). Figure 9a shows a cross section, figure 9b shows an X-Ray image of the assembled die with 30µm solder balls (SAC305). All solder joints show a good and regular shape.
Reliability Results
The major focus at the end of the project was the assembly of the test vehicles with 40µm and 30µm solder balls onto thin film ceramic substrates and reliability test according MIL-STD883G, method 1005.8 and MIL-ST883G, method 1010.8, condition B. 
Conclusions
In this work, detailed experimental study has been carried out to the assembly processes for Flip Chips down to 30µm solder balls.
Two different solder ball bumping methods were refined and improved for being able to reliable and reproducible handle such micro solder balls.
Underfill processes for Flip Chips with 40µm and 30µm solder balls were developed and successfully applied.
Package reliability tests for Flip Chips with emphasis on tests according to MIL-STD883G, Method 1010.8, condition B have been successfully passed. Temperature cycles tests up to 8000 temperature cycles between -55 o C and +125 o C showed excellent results and are still ongoing.
Results of the EDX analysis of solder joints after 6000 temperature cycles between -55 o C and +125 o C revealed that there is still ductile solder in the center of the solder connection. This is one of the reasons for the excellent long-term reliability, especially during temperature cycling.
With the achieved results and innovations, future demands in regard to next generation Flip Chip products for the medical [20] , optoelectronics [21] 
